# Actions MICROELECTRONICS Co., Ltd.

## Actions-micro AM8370 Datasheet

Document Number: AM8370 Datasheet Revision 1.0.0 Release date: 11/09/2021

Actions Microelectronics Co., Ltd. 701, 7floor, Golder Plaza, No.10 huayuandonglu, Haidian District, Beijing, China

## **1** Introduction

### 1.1 Overview

The AM8370 processor from Actions-Micro is a highly integrated mix signal SoC target at multi-media applications. The AM8370 emmedded CPU is a high performance, low power 32bit RISC core with DSP instruction extension, which can run as fast as 700MHz.

The AM8370 integrated lossless or near-lossless image/video compress and de-compress module which can transfer 1080P video with format RGB888 through 1Gbit/s Ethernet.

The AM8370 multi-media processor provided display solutions with the help of on chip HDMI transmitter and receiver interface.

AM8370 is also integrated with 1 USB OTG controllers, UART, I2C, SPI, etc.

## 2 Feature

The AM8370 provides high level of system integration to support a wide variety of applications. The features of the AM8370 include:

#### ✓ 32BIT RISC CORE

- 32K byte instruction cache and data cache
- F/W can program from DC up to 800MHz transparently
- DSP instruction for multi-media acceleration
- Static design allows changing clock at run-time for power saving

#### ✓ VIDEO ENCODER

- 60 frames per second at 1920x1080 resolution for video all format

#### ✓ IMAGE/VIDEO COMPRESSOR

- Support upto 1080P Resolution
- Support 8bit YCbYCr/RGB
- Adaptive compress ratio up to 1:6
- Lossless or Near-lossless compress

#### ✓ OSD

- 1,2 OSD bitmap data width
- 256x128 size in 2 bit or 256x256 in 1 bit

#### ✓ DISPLAY INTERFACE

- HDMI Tx support, industry standard compliance HDMI 1.2
- HDMI Rx support, industry standard compliance HDMI 1.3a

#### ✓ AUDIO

- I2S IN & I2S OUT interface
- Support 32 levels volume control

#### ✓ Ethernet MAC

- Support MII/RMII/RGMII up to 1Gbps rate
- Support SDIO interface for WIFI transfer

#### ✓ Transfer Schedule Manager

- Transfer compressed video/audio data through Ethernet
- Receive compress video/audio data through Ethernet
- The transferred video upto 1920x1080 60fs

#### ✓ MEMORY Storage

- DDR2/3 SDRAM up to 4Gb @ 16bit up to 1066Mbps
- OTP ROM 64bit Chip ID

#### ✓ DMA CONTROLLER

- 8 physical channels and 4 bus channels
- Stride mode support
- Software configurable priority

#### ✓ Boot ROM

- On chip boot ROM with boot loader
- The system could be loaded from SPI Nor flash

#### ✓ USB 2.0 OTG

- Complies with Universal Serial Bus Specification. Revision 2.0.
- Complies with On-The-Go Supplement to the USB2.0 Specification Revision 1.0a.
- Supports point-to-point communication with one low-speed, full-speed or high-speed device in Host mode.
- Supports full-speed or high-speed in peripheral mode.
- Supports USB Mass Storage Class Bulk-Only Transport Revision 1.0 as host or device.
- Supports Electronic still picture imaging Picture Transfer Protocol (PTP)
- Supports direct print function using pict-bridge
- Supports Universal Serial Bus Device Class Definition for Printing Devices Version 1.1 as host
- Supports Universal Serial Bus Still Image Capture Device Definition Revision 1.0 as host
- Configurable/programmable size of endpoints.
- Configurable/programmable single, double, triple or quad buffering.
- Programmable type of endpoints.
- Supports high-speed high-bandwidth Isochronous and Interrupt transfer.
- Supports suspend, resume and power managements function.
- Support USB wakeup

#### ✓ OTHER INTERFACE

- UART/I2C/SPI
- 3 external interrupts
- 35 configurable GPIO shared with function pins

#### ✓ POWER

- 1.3v for core
- 3.3v/2.5v/1.8/1.5v for mac io,3.3v for others
- Core PLL, LCD PLL, Audio PLL and DDR PLL support spread spectrum

#### ✓ PACKAGE

- QFP 128pin (epad), 14x14mm

## 4.1 Pin out diagram

_	- HALFARDER	D CDICI E	P SpIMOSI	P SPIMISO		P IDTV	VDD	SVCC	P_DDRA11	P_DDRA8	P_DDRA6	P_DDRA4	P_DDRA2	P_DDRA0	VDD	P_DDRCASB	F DDKCSB	P_DDKRASB	P DDKODT	P_DDRCLKB	P DDKCLK	SVCC	P_DDRDQ5	P_DDRDQ2	P_DDRDQ0	P_DDRDQ7	P_DDRDQ13	P_DDRDQ10	P_DDRDQ8	P_DDRDQ15	P_DDRDQSB1	P_DDRDQS1	P DDRDQSB0	P_DDRDQS0			
	120	1	3	126	12		1	123	122	121	120	119	118	117	116	115	114	113	112	111	110	109	108	107	106	10.5	104	103	102	101	100	99	98	97		1000 1000	8 
																																				96	SREF
PINSS 1																																				95	VDD
CC3 2 C_PLL 3																																				94	P_DDRDN
MNSS 1   C3 2   DPLL 3   SCI 4   SCO 5   CC2 6   DD 7   T_R 8   DD33 9																																				93	P_DDRDN
sco 5																																				92	P_DDRDQ
CC2 6																																				91 90	P_DDRDG
DD 7																																				89	P_DDRDQ
T_R 8																																				88	P_DDRDQ
DD33 9																																				87	P_DDRDG
V_CH 10																																				86	P_DDRD
P_CH 1																																				85	P_DDRD0 P_DDRD0
N_CH 1:																																				84	SVCC
P_CH 1																																				83	VDD
N_CH 14	1																																			82	P_DDRWI
CH 1																																				\$1	P_DDRB.
CH 10																																				80	P_DDRB.
P_CH 1																																				79	P_DDRB/
DD12 1																																				78	P_DDRA
_ON0 1																																				77	P_DDRA
I_OP0 20																																				76	P_DDR.A
CPLL 2	i.																																			75	PDDRA
[_ON1 22	2																																			74	P_DDRA
I_OP1 2	3																																			73	P_DDR.A
LON2 24	ŧ																																			72	P_DDRA
I_OP2 2:	5																																			71	SVCC
CPAD 20	5																																			70	VDD
_ON3 2	7																																			69	P_UARTT
I_OP3 21	8																																			68	P_UARTR
TX 29																																				67	VCC2
RX 30																																				66	P_I2COSD
15CL 3																																				65	P_12C0SC
15DA 3;	2																																				
		22	2	ħ	35	36	3 ;	5	8	39	0+	4	4	\$	\$	\$	94	÷	<del>1</del> 8	6	20	5	27	23	7	55	26	2	28	6	09	19	62	69	64		
		A 1.04 040		P RESETB	P TIARTYNI	TAD TO TO TO TO	F UAKIKAN	P EXTINTO	P EXTINTI	P 12SSCK	P DSSD	P 12SWS	P MACRVLD	P MACMDIO	P MACMIDC	P MACTVLD	P MACTD1	P_MACTD0	P MACTCLK	V CC0(2.5V)	P MACRD1	P MACRD0	P_MACTD2	P MACTD3	P_MACRD2	P_MACRD3	P_MACTER	MACRCLK	VDD	AVCC	VBUS0	DM0	DP0	UVCCO	P DRVVBUS0		

AM8370 PIN-OUT DIAGRAM